Shared Cache partition-based optimization technology for the power chip energy consumption
Author:
Affiliation:

Clc Number:

TM763

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Improving the working efficiency of power terminal chips while reducing their energy consumption is one of the research direction for optimizing smart grid systems. Aiming at the efficient management of cache data in MPSoC, the multi-processor shared cache partitioning technology is studied. The curve fitting technology is utilized to model the cache, and mathematical methods is incorporated to solve the CP problem. The mathematical expression of the energy consumption in subsystem can be obtained according to the mathematical relationship between the obtained missing rate curve of the shared cache and the energy consumption of the subsystem. Combined with the energy consumption model of the processor, the comprehensive optimal CP solution is generated. Experimental verification shows that the processor subsystem energy consumption can be reduced to 27.9% of the subsystem before optimization using this CP method.

    Reference
    Related
    Cited by
Get Citation

姚浩,黄开天,余宏洲,王轲.基于共享Cache划分的电力芯片能耗优化技术[J].电力科学与技术学报英文版,2021,36(5):28-34. Yao Hao, Huang Kaitian, Yu Hongzhou, Wang Ke. Shared Cache partition-based optimization technology for the power chip energy consumption[J]. Journal of Electric Power Science and Technology,2021,36(5):28-34.

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: November 16,2021
  • Published: