模拟量输入直流合并单元延时特性研究
CSTR:
作者:
中图分类号:

TM93

基金项目:

国家电网有限公司科技项目(JL71-17-005)


Study on the delay characteristics of the analoginput DC merging unit
Author:
  • 摘要
  • | |
  • 访问统计
  • |
  • 参考文献 [17]
  • |
  • 相似文献
  • | | |
  • 文章评论
    摘要:

    广泛应用于高压直流输电系统的模拟量输入直流合并单元的延时对直流计量精度、控制稳定性和保护速动性有重要影响。为保证模拟量输入直流合并单元的整体延时满足延时要求,需合理配置硬件和软件延时,并对系统整体延时进行测试。该文分析一种典型的模拟量输入直流合并单元的延时特性,并对各环节延时进行具体分析,测试发现,信号调理与滤波、A/D转换等硬件环节延时相对稳定,在总延时中比重较大;CPU 软件环节的具体延时与实际采用的算法、被测参数状态引起的软件执行路径有关,具有一定的随机性。实验测得的延时结果与理论分析基本吻合,可为模拟量输入直流合并单元的设计制造和延时校正提供参考和指导。

    Abstract:

    The delay of analoginput DC merging unit is widely used in HVDC system, and it has an important influence on the DC metering accuracy, control stability and protection rapidity. In order to ensure that the overall delay of analoginput DC merging unit meets the delay requirements, the hardware delay and software delay should be configured reasonably, and the overall delay of the system should be tested. This paper analyzes the delay characteristics of a typical analog input DC combining unit, and analyzes the delay of each link respectively. It is found that the delay of signal conditioning and filtering, A/D conversion and other hardware links are relatively stable, and plays a large proportion of total delay. The specific delay of CPU software link is related to the algorithm actually used and the software execution path caused by the measured parameter state Certain randomness. The experimental results are in good agreement with the theoretical analysis. This paper provides the reference and guidance for the design, manufacture and delay correction of analoginput DC merging unit.

    参考文献
    [1] 王忠东,李红斌,程含渺,等.模拟量输入合并单元计量性能测试研究[J].电网技术,2014,38(12):3522-3527.WANG Zhongdong,LI Hongbin,CHENG Hanmiao,et al.Metering performance test of analoginput merging unit[J].Power System Technology,2014,38(12):3522-3527.
    [2] 王亮,李瑞,白雪婷.智能变电站合并单元相关问题引起保护误动的研究[J].山西电力,2017(1):69.WANG Liang,LI Rui,BAI Xueting,Study on relay protection malfunction caused by related issues of merge unit in smart substations[J].Shanxi Electric Power,2017(1):69.
    [3] 崔玉,朱继红,曹海欧,等.合并单元数据可靠性提升方案研究与应用[J].电力系统保护与控制,2021,49(2):160-165.CUI Yu,ZHU Jihong,CAO Haiou,et al.Research and application of a reliability improvement scheme for merging unit data[J].Power System Protection and Control,2021,49(2):160-165.
    [4] 刘洋,张道农,于跃海,等.时间同步误差对电力自动化系统影响的定量分析[J].电力科学与技术学报,2011,26(3):15-19+24.LIU Yang,ZHANG Daonong,YU Yuehai,et al.Quantitative analysis of time synchronization disturbance for electric power automation systems[J].Journal of Electric Power Science and Technology,2011,26(3):15-19+24.
    [5] Q/GDW 11015—2013.模拟量输入式合并单元检测规范[S].
    [6] 樊陈,倪益民,沈健.IEEE 1588在基于IEC 6185092标准的合并单元中的应用[J].电力系统自动化,2011,35(6):55-58.FAN Chen,NI Yimin,SHEN Jian.Research on the application of IEEE 1588 in the merging unit based on IEC 6185092[J].Automation of Electric Power Systems,2011,35(6):55-58.
    [7] 李博,孙建军,王朝亮,等.考虑高次谐波影响的智能配电合并单元改进采样数据同步方法[J].电力系统保护与控制,2019,47(18):20-27.LI Bo,SUN Jianjun,WANG Chaoliang,et al.Improved sampling synchronization method used by merging unit in smart distribution network considering higher harmonic effects[J].Power System Protection and Control,2019,47(18):20-27.
    [8] 赵斌超,王军,张婉婕,等.智能变电站合并单元额定延时现场测试方法[J].山东电力技术,2017,44(8):28-31.ZHAO Binchao,WANG Jun,ZHANG Wanjie,et al.Field test method for merging unit rated delay of intelligent substation[J].Shandong Electric Power,2017,44(8):28-31.
    [9] 苟怀强,熊觊新,贾林泉,等.基于改进小波突变点检测的合并单元额定延时测试方法研究[J].陕西电力,2015,43(12):38-42+61.GOU Huaiqiang,XIONG Jixin,JIA Linquan,et al.Research on test method for rated delay of merging unit based on improved wavelet mutation point detection[J].Shanxi Electric Power,2015,43(12):38-42+61.
    [10] 庞福滨,刘玙,嵇建飞,等.基于频域辨识的合并单元额定延时测量技术[J].电测与仪表,2017,54(22):65-70.PANG Fubin,LIU Yu,JI Jianfei,et al.Rate delay time measuring technology of merging unit based on frequency domain identification[J].Electrical Measurement & Instrumentation,2017,54(22):65-70.
    [11] DL/T 282—2012.合并单元技术条件[S].
    [12] 何金栋,王宇,赵志超,等.智能变电站嵌入式终端的网络攻击类型研究及验证[J].中国电力,2020,53(1):81-91.HE Jindong,WANG Yu,ZHAO Zhichao,et al.Type and verification of network attacks on embedded terminals of intelligent substation[J].Electric Power,2020,53(1):81-91.
    [13] 周毅然.35 kV智能变电站合并单元的研究与软硬件实现[D].南京:南京理工大学,2013.
    [14] 牛庆,邵蕾,蔡华洵,等.基于微网有源滤波装置谐波检测与抑制的研究[J].智慧电力,2020,48(12):46-50+64.NIU Qing,SHAO Lei,CAI Huaxun,et al.Harmonic detection and suppression of active filter device based on microgrid[J].Smart Power,2020,48(12):46-50+64.
    [15] 朱雷,盛春波,郑绳楦.基于IEC 600448标准的电子式电流互感器数字输出编码模块的FPGA实现[J].电力自动化设备,2006,26(8):67-70.ZHU Lei,SHENG Chunbo,ZHENG Shengxuan.FPGA realization of digital output encoding module for electronic current transformers based on IEC 600448 standard[J].Electric Power Automation Equipment,2006,26(8):67-70.
    [16] 汪鹤,王劲松,张道农.基于FPGA的智能变电站二次设备曼彻斯特编码同步研究[J].电力信息与通信技术,2015,13(4):26-29.WANG He,WANG Jinsong,ZHANG Daonong.Manchester encoding synchronization based on FPGA for secondary equipment in smart substation[J].Electric Power Information and Communication Technology,2015,13(4):26-29.
    [17] 邰淑彩,孙韫玉,何娟娟.应用数理统计[M].武汉:武汉大学出版社,2005:176-189.
    相似文献
    引证文献
引用本文

熊前柱,李登云,聂琪,等.模拟量输入直流合并单元延时特性研究[J].电力科学与技术学报,2021,36(6):3-10.
XIONG Qianzhu, LI Dengyun, NIE Qi, et al. Study on the delay characteristics of the analoginput DC merging unit[J]. Journal of Electric Power Science and Technology,2021,36(6):3-10.

复制
分享
文章指标
  • 点击次数:233
  • 下载次数: 926
  • HTML阅读次数: 0
  • 引用次数: 0
历史
  • 在线发布日期: 2022-01-05
文章二维码